ASR LC Trident

Introduction

Trident is the first generation of Ethernet line cards for the ASR 9000 routers.

Trident

  • First generation of line cards.
  • Referred to as Ethernet Line Cards (vs Enhanced Ethernet Line Cards for Typhoon).
  • Has three different types. All of these have the same feature set, but different scaling options:
    • L -Low Queue (queues: 8 per port) (policers: 8000) (Ethernet flow points EFPs: 4000)
    • B - Base (Medium) Queue (queues: 96K - 192K) (policers: 64K - 128K) (Ethernet flow points EFPs: 16K)
    • E - Extended (High) Queue (queues: 376K - 512K) (policers: 256K - 512K) (Ethernet flow points EFPs: 32K)

Architecture

  • PHY - stands for the physical layer of the interfaces. Performs functions such as:
    • framing
    • CRC
    • speeds: 1GE, 10GE
    • form factors: SFP, XFP
    • media/reach: T, SR, LR, ZR, LR4
    • colors: gray, CWDM, DWDM, Tunable
  • NP - stand for the Network Processor. The NP is used for forwarding and all feature such as:
    • FIB, MAC, ACL, QoS, encap/decap, LPTS, all hardware features, buffer and i/f stats.
    • L2 &L3 forwarding.
    • control plane policing.
  • FIA - stand for Fabric Interface ASIC.
    • FIA is the interface to the backplane switching fabric.
    • This is where the Virtual Output Queues (VOQs) reside.
    • 2PQ + 1BE per egress 10G port. 2 priority queues. 1 best effort
    • Different VOQ are generated for different egress port to prevent head of line blocking.
  • EOBC - stand for Ethernet out-of-band channel.
    • Connects the LC' CPU to the NP and FIA and the RP's CPU.
    • This is an internal 1G switch used for control plane packets.
    • Local Packet Transport Service (LPTS) runs over EOBC for internal communication to the the RP's CPU.
  • LC CPU
    • Program HW forwarding tables.
    • Software switch packets.
    • Netflow.
  • Bridge (FPGA)
    • Provides connection between the NP and FIA.

Models

A9K-40GE

  • 40 port GE (SFP)
    • A9K-40GE-L
    • A9K-40GE-B
    • A9K-40GE-E
arch-trident-40G.PNG
  • Below you can see the mapping of port to the NP for line card 0/7/CPU0.
  • The show controller np ports all can be used to find the NP port mapping.

A9K-4T

  • 4 port 10 GE (XFPs)
    • A9K-4T-L
    • A9K-4T-B
    • A9K-4T-E
arch-trident-4-t.PNG

A9K-8T/4

  • 8 port 10 GE (XFPs)
    • A9K-8T/4-L
    • A9K-8T/4-B
    • A9K-8T/4-E
arch-trident-8-t-4.PNG

A9K-2T20GE

  • 2 port 10 GE (XFPs), 20 port GE (SFPs)
    • A9K-2T20GE-L
    • A9K-2T20GE-B
    • A9K-2T20GE-E

A9K-8T

  • 8 port 10 GE (XFPs)
    • A9K-8T-L
    • A9K-8T-B
    • A9K-8T-E
arch-trident-8-t.PNG

A9K-16/8T

  • 16 port 10 GE (XFPs)
    • A9K-16/8T-B
arch-trident-16-t-8.PNG

Relevant Commands

show controllers np ports all location

Show the mapping for the port to NP and bridge.

RP/0/RSP0/CPU0:r01#    show controllers np ports all location (LC CPU)

Additional Resources

ASR9000/XR Understanding Route scale
Cisco ASR 9000 Transceiver Modules: Line Card Support - Cisco

Comments

rating: 0+x
Unless otherwise stated, the content of this page is licensed under Creative Commons Attribution-ShareAlike 3.0 License